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Abstract—Hardware accelerators such as Graphics Process-
ing Units (GPUs), Intel Xeon Phi co-processors (PHIs), and
Field-Programmable Gate Arrays (FPGAs) are now ubiquitous
in extreme-scale high performance computing (HPC), cloud,
and Big data platforms to facilitate execution of workloads
that demand high energy efficiency. They present unique
interfaces and programming models therefore posing several
limitations, which must be addressed to facilitate execution
of large workloads. There is no library providing a unifying
interface that allows programmers to write reusable out-of-
core implementations of their data-parallel kernels that can
run efficiently on different mainstream accelerators such as
GPUs, PHIs, and FPGAs. We address this shortage in this
paper.
We present a library called libhclooc, which provides a unify-
ing interface facilitating out-of-core implementations for data-
parallel kernels on the three different mainstream accelerators
(GPUs, Intel Xeon Phis, FPGAs). We implement out-of-core
matrix-matrix multiplication (MMOOC) using the libhclooc
API and demonstrate its superior performance over vendor
implementations. We show that it suffers from a maximum
overhead of 10%, 4%, and 8% (due to abstraction) compared
to the state-of-the-art optimized implementations for Nvidia
K40c GPU, Nvidia P100 PCIe GPU, and Intel Xeon Phi 3120P
respectively. We also show that using libhclooc API reduces
the number of lines of code (LOC) by 75% thereby drastically
improving programmer productivity.
Keywords-Multicore; GPU; Xeon Phi; FPGA; CUDA;
OpenCL; out-of-core; matrix-matrix multiplication
I. INTRODUCTION
Extreme-scale high performance computing (HPC), cloud,
and Big data platforms today feature hybrid nodes containing
multicore CPU processors and one or more accelerators
such as Graphics Processing Units (GPUs), Intel Xeon Phi
co-processors (PHIs), and Field-Programmable Gate Arrays
(FPGAs) to facilitate execution of workloads that demand
high energy efficiency (high performance and low energy
consumption).
There are several challenges posed to execution of large
problem sizes on these hybrid nodes arising from the tight
integration of the accelerators with multicore CPUs via PCI-
E communication links and disparate streaming interfaces.
The challenges are summarized below:
• Limited main memory of accelerators. The size of
main memory in accelerators is small compared to that
of the host multicore CPU connected to it. For example,
consider the Top500 list of supercomputers [1]. The
Tianhe-2 supercomputer ranked two is composed of
Intel Ivybridge multicore CPUs, which support 768 GB
per socket, and Intel Xeon Phi 31S1P accelerator, which
provides only 8 GB main memory. The TSUBAME3.0
ranked thirteen comprises of Intel Broadwell CPUs,
which can support 1.54TB main memory, and NVIDIA
Tesla P100 SXM2 accelerators, which support only
16GB of main memory. Therefore, to execute large
data-parallel workloads using these accelerators, out-
of-core (or out-of-card) implementations are necessary.
• Communication and computation overlap. Accelera-
tors such as GPUs provide advanced hardware support
to facilitate overlap of data transfers between host and
device and computations on the device. For example,
modern Nvidia GPUs (K40, K80, P100, etc) provide
three engines: two copy engines, one for host-to-device
transfers and another for device-to-host transfers, and
a kernel engine. Therefore, libraries aiming to provide
efficient out-of-core implementations must take into ac-
count the differences in hardware support for effective
communication-computation overlap to optimize their
software pipelines for out-of-core implementations.
• Disparate streaming interfaces. Different vendors
provide different streaming interfaces for data trans-
fers between host CPU and accelerators and kernel
executions on the accelerators. Nvidia provides CUDA
streams and events [2] for its GPUs; Intel provides
offload streams [3] for Intel Xeon Phis, which will
be replaced soon by hStreams [4]; OpenCL command
queues [5] are typically used for FPGAs. The in-
terfaces exhibit significant differences in their APIs,
programming models, and memory management. For
example., Intel offload streams offer a combination
of API functions and compiler pragmas. This wide
disparity in the interfaces means that the programmers
need to write different implementations for their out-
of-core accelerator kernels with little code reuse. This
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can drastically impact programmer’s productivity.
There is severe shortage of software libraries that address
these challenges comprehensively. The CUBLAS-XT library
[6] provides a set of BLAS routines that support out-of-
core operation. MAGMA [7] provides out-of-core dense LU,
Cholesky, and QR factorizations. Victream [8] is a directed
acyclic graph (DAG) computing framework for out-of-core
computations on multiple GPUs.
There is no library providing a unifying interface that
allows programmers to write reusable out-of-core implemen-
tations of their data-parallel kernels that can run efficiently
on different mainstream accelerators such as GPUs, PHIs,
and FPGAs. We address this shortage in this paper.
We present a library called libhclooc, which provides a
unifying interface facilitating out-of-core implementations
for data-parallel kernels on the three different mainstream
accelerators (GPUs, Intel Xeon Phis, FPGAs). Its fundamen-
tal building blocks are CUDA streams and events that allow
concurrent utilization of the copy and execution engines
provided in NVidia GPUs [2], Intel offload streams [3]
for Intel Xeon Phis, and OpenCL command queues [5] for
FPGAs.
We implement out-of-core matrix-matrix multiplication
(MMOOC) using the libhclooc API and demonstrate that it
outperforms vendor implementations (CUBLAS-XT [6]) and
suffers from a maximum overhead of 10%, 4%, and 8% (due
to abstraction) compared to the state-of-the-art accelerator-
specific optimized implementations for Nvidia K40c GPU,
Nvidia P100 PCIe GPU, and Intel Xeon Phi 3120P respec-
tively. We show that using libhclooc API reduces the number
of lines of code (LOC) by 75% thereby drastically improving
programmer productivity.
To summarize, our main contributions in this paper are:
• Software library libhclooc that presents a unifying
interface for CUDA streams, Intel offload streams, and
OpenCL command queues thereby allowing program-
mers to write efficient reusable out-of-core implementa-
tions of their data-parallel kernels for three mainstream
accelerators (GPUs, Intel Xeon Phis, FPGAs).
• Implementation of an out-of-core matrix-matrix multi-
plication using libhclooc that executes on three different
accelerators with an abstraction overhead in the library
of 10%. The implementation reduces the number of
lines of code (LOC) by 75%.
• Implementation of an out-of-core matrix-matrix mul-
tiplication using libhclooc that outperforms the
CUBLAS-XT implementation on Nvidia P100 PCIe
GPU by 4x.
The paper is organized as follows. Section II presents
related work. Section III contains the overview of interfaces
of libhclooc. Section IV presents design and implementation
details of libhclooc. Section V describes MMOOC using
libhclooc API. Section VI contains the experimental results.
Section VII concludes the paper.
II. RELATED WORK
We organize our literature survey into three categories.
First category contains research works proposing out-of-
core techniques and implementations for accelerator kernels.
Second category reviews libraries specifically for out-of-
core implementations of accelerator kernels. Final category
reviews research proposals for streams supporting execution
of scientific kernels using multicore CPUs and accelerators.
A. Out-of-core Techniques and Implementations for Accel-
erator Kernels
Gu et al. [9] present an out-of-core implementation of
FFT kernel for a single GPU where they overlap kernel
computations on the GPU and communications over the PCI-
E bus. Mu et al. [10] propose an out-of-core algorithm for
LU decomposition.
Ziming et al. [11],[12] propose an out-of-core imple-
mentation for matrix multiplication routine (DGEMM) for
NVidia GPU. Wu et al. [13] presented an out-of-core dense
matrix multiplication implementation for CPU-GPU plat-
forms similar to [11],[12].
Sabne et al. [14] present a computation splitting technique
that automatically adjusts the number of pipeline stages to
improve the performance of out-of-core implementations on
multiple GPUs attached to the same host CPU.
Shirahata et al. [15] present out-of-core techniques for
large-scale graph processing applications for heterogeneous
GPU-based clusters.
Kabir et al. [16], Haidar et al. [17] propose out-of-core
implementations for large dense singular value decomposi-
tions (SVD) for CPU architectures.
Yamazaki et al. [18] present out-of-core algorithms to
factorize a symmetric indefinite matrix for CPU and GPU
architectures.
Hamid et al. [19] present out-of-core implementations
for matrix multiplication for three accelerators (GPU, PHI,
FPGA). However, the implementations suffer from heavy
code duplication and use disparate interfaces such as CUDA
streams [2], PHI streams [3], and OpenCL command queues
[5]. The lack of reusable components in the design of
these software implementations motivates the design and
implementation of our library in this work.
B. Libraries for Out-of-core Implementations of Accelerator
Kernels
The CUBLAS-XT library [6] provides a set of BLAS
routines that utilize multiple GPUs connected to the same
motherboard. It uses CUDA streams [2] and events to
efficiently manage data transfers across PCI-Express bus
and kernel invocations on the GPUs. The routines in the
library also support out-of-core operation where the size of
the matrices are limited only by the system memory size.
MAGMA [7] provides out-of-core dense LU, Cholesky,
and QR factorizations.
Victream [8] is a directed acyclic graph (DAG) computing
framework for out-of-core computations on multiple GPUs.
At the heart of Victream is a scheduler that employs locality-
aware scheduling and data prefetching for performance
optimization.
C. Stream Libraries Supporting Accelerator Kernel Compu-
tations
CUDA streams [2] facilitate efficient overlapping of data
transfers (from host to device or device to host) and kernel
computations on the device. All device operations (kernel
execution, data transfers from host to device or device
to host) take place in a stream (“null stream” or default
stream if not specified). Since all operations in non-default
streams are non-blocking with respect to the host code,
to synchronize the host code with operations in a stream,
CUDA events are used.
hStreams [4] provides a streaming, task queue abstraction
for heterogeneous platforms similar to CUDA streams [2]
and OpenCL [5].
Our library, libhclooc, presents an uniform interface and
implementation for different types of streaming interfaces,
CUDA streams [2], PHI offload streams [3] and OpenCL
[5]. We intend to integrate hStreams in our library in our
future work.
From the survey, we can conclude that there is an abysmal
lack of libraries providing an uniform interface for solving
efficiently large problem sizes on hybrid platforms contain-
ing two ore more state-of-the-art accelerators. This can be
a severe shortcoming for effective use of high performance
accelerators in the fields of HPC and Big Data. We address
this shortage in this work.
III. LIBHCLOOC: OVERVIEW
In this section, an overview of libhclooc library is pre-
sented.
The software organization of libhclooc is shown in the
Figure 1. The class hclStreamFactory contains a factory
method to create an instance of hclStream class for an
input device. The classes hclCUDAStream, hclPhiStream
and hclOCLQueue are wrappers around CUDA streams
and events, Intel offload streams, and OpenCL command
queues providing a simplified programming model for these
interfaces.
The class hclRuntimeFactory contains a factory method
to create an instance of hclRuntime class for an input
device. The hclRuntime class provides an uniform interface
for memory allocation and data transfers between host and
device. The device-specific classes hclCUDARuntime, hcl-
PhiRuntime, hclOCLRuntime, interact with device-specific
classes for streams and events.
The component, hclMatrixPartitioner, provides API for
partitioning a matrix into blocks that will fit on the device
memory.
The simplified programming model will now be presented,
which are the runtime interface, how memory is managed,
and asynchronous aspects of the library.
A. Programming Model
The programming model presented by the uniform inter-
face is very explicit. The idea is that the host and device are
separate in the sense that the device and host have their
own memory, and the host acts as the controller of the
device providing it with explicit commands. The host must
explicitly issue a command to the device to allocate memory,
to transfer data to and from the device, to free memory,
and to execute actions on the data. This model allows
programmers to more easily reason about the behavior and
state of the accelerator.
The API available to the host is provided in the class
hclRuntime. An instance of this class is created via the
hclRuntimeFactory factory method as either an Intel
runtime or CUDA runtime or OpenCL runtime. The runtime
is not device specific, only device type specific, i.e., one
runtime object can be used for many devices of the same
type.
Further abstractions are provided for devices with
hclDevice, for streams with hclStream, and events
with hclEvent. These classes are primarily data con-
tainers, only storing information related to their abstrac-
tion, and are used as parameters for the functions within
hclRuntime.
B. hclRuntime Methods
The available functions in hclRuntime are given below
with a brief description of their functionality. Their param-
eters not shown for brevity.
• hclMalloc: Allocate memory on a device.
• hclFree: Free memory on a device.
• hclGetMemSize: Get the amount of available mem-
ory on a device.
• hclMemCpy: Copy memory synchronously to or from
device.
• hclMemcpyAsync: Copy memory asynchronously to
or from device.
• hclDeviceSynchronize: Block program execu-
tion until all preceding tasks on the device are complete.
• hclStreamSynchronize: Block stream execution
until all tasks in the stream have completed.
• hclWaitEvent: Block stream execution until an
event is marked as complete.
C. Memory Management
The memory management functionality of libhclooc
is very straightforward, consisting of hclMalloc and
hclFree. This is very similar to CUDA, but with some
restrictions.
Figure 1. Software organization of libhclooc.
hclMalloc can only allocate memory for type double.
This is due to a restriction with Intel Offloads where
void pointers cannot be used to allocate memory, the
pointer needs a concrete type. More implementations of
hclMalloc for different pointer types can be created;
double was used as that was what was needed initially.
Further, hclMalloc takes a double pointer, **ptr, as
the parameter for the pointer to the memory allocation. The
inner pointer is used as the device memory pointer after
hclMalloc is called. It is important that the parameter
is always a pointer to a pointer due to how Intel offloads
handle heap allocation. It requires a section of memory
to be allocated on the host which will be mapped to the
section of memory on the device, which is created for each
hclMalloc for Intel devices. This is then freed when
hclFree is called. Similarly hclFree takes double
pointers, but can also be extended later.
hclGetMemSize is a helper function to get the total
amount of free memory on a device. This function aids the
programmers to decide when to invoke in-core or out-of-core
kernel.
D. Data Transfers
Data transfers between host and device again follows a
similar model to CUDA. hclMemcpy is used to copy data
synchronously, while hclMemcpyAsync is used to copy
data asynchronously.
Both functions take an enum, Direction, as a param-
eter which specifies which whether to copy data from host-
to-device (H2D) or device-to-host (D2H).
E. Asynchronous functions, Streams, and Events
The interface provides some asynchronous functions to
facilitate the Stream Engine component of the library. They
are identified by the Async suffix. Asynchronous methods
are required to be associated with a stream, and optionally
an event. The stream is essentially a queue of commands to
be executed on a device. When an asynchronous method is
called, it is added to the stream. Events provide a way to
check if a specific function has completed.
Device specific streams are encapsulated in a
hclStream class. A hclStream instance is created
using the hclStreamFactory factory method by
providing the device object as input. A stream is directly
associated with a device.
Device specific events are encapsulated in a hclEvent
class. An uninitialised hclEvent variable can be passed as
a final argument to asynchronous functions, which will cre-
ate and initialise the event. The hclWaitEvent function
can then be used to wait for the given event to complete. By
utilising multiple streams and events, kernel executions can
be overlapped on the device with data transfers between the
host and the device.
The hclStreamSynchronize method of the libh-
clooc runtime object will hold program execution until all
queued functions in a stream are finished. Similarly, the
hclDeviceSynchronize method will hold execution
until all functions across all streams on a device are com-
pleted.
IV. LIBHCLOOC: DESIGN AND IMPLEMENTATION
This section covers the design and implementation of
libhclooc. The goal is to design a uniform interface for
key parts of three disparate accelerator interfaces: CUDA,
Intel offloads, and OpenCL command queues.
A. Library Design
The library was designed to be maintainable and ex-
tensible, with the interface being familiar to programmers
with prior experience writing code for accelerators. It was
designed to feel similar to the CUDA C interface, but in the
interest of maintainability it was implemented using C++.
1) Static vs Dynamic Polymorphism: One of the main
reasons for using C++ was the availability of polymorphism
and inheritance. As the library unifies three disparate in-
terfaces, one interface is declared with multiple possible
implementations underneath it.
C++ offers two forms of polymorphism, static and dy-
namic. Dynamic polymorphism is resolved at runtime while
static is resolved at compile time. Dynamic polymorphism
was used due to the flexibility of being able to change
implementation without requiring recompilation.
The uniform interface is declared in hclRuntime
as a pure virtual base class, and therefore not
instantiable. This is then implemented in the derived
classes hclCUDARuntime, hclPhiRuntime, and
hclOCLRuntime for CUDA, Intel offloads, and OpenCL
command queues respectively. An instance of these classes
can be created by the hclRuntimeFactory factory
method by simply specifying a tuple, a name and an id.
This simplistic inheritance structure is easy to understand,
provides runtime flexibility, and is simple to extend the
interface if needed.
Using dynamic polymorphism will have a performance
impact since to determine what implementation to use,
a lookup to the virtual function table is required. Static
polymorphism will not have this performance impact as
implementation is determined at compile time, but the imple-
mentation would be more complicated. A more complicated
implementation could lead to difficulty maintaining the code,
which was decidedly not worth the slight performance
improvement. The major bottleneck is the computation being
performed on the large problem sizes, which can be many
orders of magnitude longer than the time needed to resolve
the function implementation. Further, if the specific program
did not require the flexibility of changing implementations
at runtime, the virtual table lookup may be bypassed by
specifying the fully qualified class name for each method
call.
B. Implementation
The device specific interfaces, CUDA, Intel offloads,
and OpenCL command queues, are disparate, with differ-
ent models and behavior. A deep technical understanding
of the behavior of underlying interfaces was required to
develop a single unified interface. To produce the model
presented earlier in this paper for these interfaces involved
some implementation compromises, especially with memory
management.
1) Memory Allocation: In CUDA, the host and device
memory are clearly separate with explicit functions to al-
locate memory on the device and copy memory over to an
explicit location on the device. Intel attempts to be more
transparent, the idea being the memory allocation existing
on the host is used as a reference to the related memory
on the device. It is possible to implement the appearance
of separate memory which must be explicitly managed with
Intel offloads but requires careful consideration.
To implement the model of separate host and device
memory involved hiding the fact Intel offloads require an
allocation on the host of equal size to the equivalent mem-
ory allocation on the card. When hclMalloc is called
and the Intel Offload implementation is used, a block of
memory the same size as the required memory block on the
device is created. In practice this can mean there is double
memory allocation on the host for any block of memory
the programmer wants to copy to the device. The memory
block is only allocated in the virtual memory, no data is
assigned to the memory so it is not physically allocated.
The memory allocation purely acts as a block of address
space to map to memory on the device. The doubling up of
memory allocation can lead to memory issues as in theory
virtual memory will fill up twice as fast, but the maximum
virtual address space is exceedingly large (theoretically 16
Exabytes on a 64-bit system) it should not be an issue.
2) Intel Offload Pragma Limitations: Of the two inter-
faces, Intel offload pragmas is by far the more limited.
Pragmas can not be used to allocate memory of a generic
type on the device, there must be a concrete type. Instead
of the programmer specifying the size of the allocation in
bytes, a specific pointer type must be provided along with the
length of the memory allocation. The size of the allocation
is equal to the length of the allocation multiplied by the byte
size of the pointer type. A void pointer type used anywhere
in an offload pragma will throw a compile time error. This
places restrictions on how generic functions can be. The
most common type of variables in scientific kernels are
doubles, which were therefore used when required instead
of generic pointers. Functions could be made more generic
using templates, but function templates are not compatible
with abstract classes. Although CUDA can allocate arbitrary
number of bytes to a void pointer, it had to conform to the
limitations of Intel offloads.
There are also some limitations in relation to events and
streams. In CUDA, events are added to a stream; the event is
not directly linked with a command, it is marked as complete
when the stream execution reaches the event. The Intel
offload equivalent of a CUDA event, called signals, must be
directly associated with a specific offload. Intel events do not
require to be linked to a stream, whereas CUDA events do,
which places a restriction on Intel offloads. The result of this
is events must be directly related to specific asynchronous
functions in the unified interface, which require a stream.
This is not necessarily a big limitation for the libraries
intended use case, in fact directly associating events with
functions can be easier to reason about.
V. OUT-OF-CORE MATRIX-MATRIX MULTIPLICATION
(MMOOC) USING LIBHCLOOC API
Figure 2 shows the out-of-core implementation of matrix-
matrix multiplication using libhclooc API. The implemen-
tation computes C = α × AB + β × C, where A, B,
and C are matrices of dimensions M × K, K × N , and
1 h c l d *d = h c l D e v i c e F a c t o r y : : c r e a t e ( name , i d ) ; ;
2 hc lRun t ime * r = h c l R u n t i m e F a c t o r y : : c r e a t e ( d ) ;
3 h c l S t r e a m ** s = h c l S t r e a m F a c t o r y : : c r e a t e ( d , 2 ) ;
4 h c l M a t r i x P a r t i t i o n e r (M, N, K, dMemSize ,&h ,&w , . . . ) ;
5 h c l E v e n t *eA [ h * w] , *rA [ h * w] ,
6 *rB [w] , *eC [ h * w] , * rC [ h * w ] ;
7 f o r ( j = 0 ; j < w; j ++) {
8 f o r ( i = 0 ; i < h ; i ++) {
9 i d x = i + j *h ; i dx1 = i d x %2;
10 i dx2 =( i d x +1) %2; idx3 = i d x +1; idx4 = idx −1;
11 i = idx3%h ; j = idx3 / h ;
12 i f ( i d x == 0) {
13 r−>hclMemcpyAsync ( d , H2D, s [ i dx1 ] ,& rB [ j ] ) ;
14 r−>hclMemcpyAsync ( d , H2D, s [ i dx1 ] ,& rA [ i d x ] ) ;
15 i f ( ( * s t e p ) == 0)
16 r−>hclMemcpyAsync ( d , H2D, s [ i dx1 ] ,& rC [ i d x ] ) ;
17 }
18 i f ( i d x < ( h * w − 1) ) {
19 r−>h c l W a i t E v e n t ( d , rB [ j ] , s [ i dx1 ] ) ;
20 r−>h c l W a i t E v e n t ( d , rA [ i d x ] , s [ i dx1 ] ) ;
21 r−>h c l W a i t E v e n t ( d , rC [ i d x ] , s [ i dx1 ] ) ;
22 r−>hclDgemmAsync ( d , . . . , s [ i dx1 ] ,&eA [ i d x ] ) ;
23 i f ( i d x > 0)
24 r−>h c l W a i t E v e n t ( d , eA [ idx4 ] , s [ i dx2 ] ) ;
25 r−>hclMemcpyAsync ( d , H2D, s [ i dx2 ] ,& rA [ idx3 ] ) ;
26 i f ( ( * s t e p ) == 0) {
27 i f ( i d x > 0)
28 r−>h c l W a i t E v e n t ( d , eC [ idx4 ] , s [ i dx2 ] ) ;
29 r−>hclMemcpyAsync ( d , H2D, s [ i dx2 ] ,& rC [ idx3 ] ) ;
30 } e l s e {
31 i f ( i d x > 0) {
32 r−>h c l W a i t E v e n t ( d , eC [ idx4 ] , s [ i dx2 ] ) ;
33 r−>hclMemcpyAsync ( d , H2D, s [ i dx2 ] ,& rC [ idx3
] ) ;
34 }
35 }
36 i f ( i == ( h − 1) ) {
37 r−>h c l W a i t E v e n t ( d , eA [ i d x ] , s [ i dx2 ] ) ;
38 r−>h c l W a i t E v e n t ( d , eA [ idx4 ] , s [ i dx2 ] ) ;
39 r−>hclMemcpyAsync ( d , H2D, s [ i dx2 ] ,& rB [ j ] ) ;
40 }
41 i f ( ( ( * s t e p ) == n s t e p s ) | | ( i d x < ( h*w−2) ) )
42 r−>hclMemcpyAsync ( d , D2H, s [ i dx1 ] ,&eC [ i d x ] ) ;
43 } e l s e {
44 r−>h c l W a i t E v e n t ( d , rB [ j ] , s [ i dx1 ] ) ;
45 r−>h c l W a i t E v e n t ( d , rA [ i d x ] , s [ i dx1 ] ) ;
46 r−>h c l W a i t E v e n t ( d , rC [ i d x ] , s [ i dx1 ] ) ;
47 r−>hclDgemmAsync ( d , . . . , s [ i dx1 ] , &eA [ i d x ] ) ;
48 i f ( ( * s t e p ) == n s t e p s ) {
49 r−>hclMemcpyAsync ( d , D2H, s [ i dx1 ] ,& rC [ idx3 ] ) ;
50 r−>h c l W a i t E v e n t ( d , rC [ idx3 ] , s [ i dx1 ] ) ;
51 }
52 }
53 }
54 }
55 r−>h c l S t r e a m S y n c h r o n i z e ( d , s [ 0 ] ) ;
56 r−>h c l S t r e a m S y n c h r o n i z e ( d , s [ 1 ] ) ;
57 (* s t e p ) ++;
Figure 2. Out-of-core matrix-matrix multiplication of two matrices A and
B of dimensions M ×K and K ×N respectively using libhclooc API.
M×N , respectively and α and β are constant floating-point
numbers.
The inputs to the implementation are the matrices A, B,
C, α, β, the tuple representing the device {name, id}, the
memory size of the accelerator dMemSize, and the number
Figure 3. Decomposition of matrix A into 4 horizontal slices, matrix B
into 2 vertical slices, and matrix C into 8 (= 4× 2) blocks.
of invocations of the implementation given by nsteps. The
parameter nsteps represents the fact that this out-of-core
implementation could be called as a subroutine, for example
in parallel matrix-matrix multiplication such as Scalable
Universal Matrix Multiplication Algorithm (SUMMA) [20],
Hierarchical SUMMA (HSUMMA) [21], which contain
number of main steps equal to nsteps.
The implementation is executed on a device represented
by a tuple, {name, id}. For a device that is GPU with
ID 0, the device is represented by the tuple, {“GPU”,0}.
A Xeon Phi device with ID 0 is represented by a tuple,
{“PHI”,0}. Similarly, a FPGA device with ID 0, the device
is represented by the tuple, {“FPGA”,0}.
The handle to libhclooc runtime is created in Line 2 using
the device object as input. Two streams are then created in
Line 3 using the stream factory method. Since creating a
new stream has some overhead, we exploit and reuse just
two streams in a round robin order so that while one stream
is involved in doing computation, the other is transferring
data across the PCI-E link.
The function hclMatrixPartitioner splits matrix A into h
equal horizontal slices, matrix B into v equal vertical slices,
and matrix C into h × v equal rectangular blocks ensuring
that the data required for updating of any two blocks of C in
the same column is small enough to fit in the accelerator’s
memory given by the size dMemSize.
To synchronize the computations on the device and the
transfers of slices of A and B and blocks of C, five sets of
events are created (Line 5-6).
The implementation consists of w×h main steps. In each
main step, a cij block is computed. Lines 12-17 contains
data transfers of slices dA[0], dB[0], and block dC[0] using
stream 0 from host to device (represented by the macro
H2D). Then, three events rA[j], rB[idx], and rC[idx] are
recorded in the stream (Lines 19-21). The process then
waits for the events to be signaled, which takes place after
the completion of the data transfers. When the events are
signaled, in-core DGEMM kernel invocation (Line 22) is
invoked on the sub-matrices (dA[i], dB[j], and dC[idx]).
To illustrate the software pipeline employed in the out-
of-core implementation, we consider a simple example con-
Figure 4. Pipeline structure for the out-of-core matrix-matrix implementation of sample matrices shown in Figure 3. Concurrent data transfers in two
directions are represented by S() calls and overlapping of data transfers and kernel executions (represented as DGEMM). Events, Rec(x) and Wait(x),
are used for synchronization of data transfers.
taining three matrices A, B and C whose dimensions are
4×8, 8×4, and 4×4 respectively. We will assume the main
memory size of the accelerator to be 44 elements. Since the
total workload size (elements) of the matrices (80) exceeds
44, the matrices are partitioned as shown in the Figure 3.
The software pipeline is composed of five stages described
below:
• S(bi): Sending the i th slice of matrix B (bi) from host
to device.
• S(ai): Sending the i th slice of matrix A (ai) from host
to device.
• S(cij): Sending a rectangular block of matrix C (cij)
from host to device.
• DGEMM: Vendor-supplied optimized in-core
DGEMM invocation computing the matrix product
cij = α× aibi + β × cij .
• R(cij): Sending the updated block cij of C back from
device to host.
To make sure data stored in device buffers is not over-
written until kernel executions that operate on the data have
completed, events are created for each sub-matrix in A and
C. As shown in the figure 4, Rec(x) represents recording
the event associated with block x, and Wait(x) makes the
process wait for the event associated with block x until it is
recorded.
This software pipeline uses two streams and therefore
performs very efficiently on Nvidia GPUs, which provide
separate copy engines for data transfers between host and
device, device and host, and engines for kernel invocation.
One can see that there is lot of synchronization code using
events to overlap computations and communications cor-
rectly and effectively. However, this synchronization pattern
is common and can be reused for out-of-core implementa-
tions of other data-parallel kernels. In our future work, we
Table I
HCLSERVER1: SPECIFICATIONS OF THE INTEL HASWELL MULTICORE
CPU, NVIDIA K40C, AND INTEL XEON PHI 3120P.
Intel Haswell E5-2670V3
No. of cores per socket 12
Socket(s) 2
CPU MHz 1200.402
L1d cache, L1i cache 32 KB, 32 KB
L2 cache, L3 cache 256 KB, 30720 KB
Total main memory 64 GB DDR4
Memory bandwidth 68 GB/sec
NVIDIA K40c
No. of processor cores 2880
Total board memory 12 GB GDDR5
L2 cache size 1536 KB
Memory bandwidth 288 GB/sec
Intel Xeon Phi 3120P
No. of processor cores 57
Total main memory 6 GB GDDR5
Memory bandwidth 240 GB/sec
will consider design and development of a pattern language
(a domain specific language (DSL)) that programmers can
use to specify the software pipeline at higher level of ab-
straction. The compiler for this language will then generate
all the boilerplate synchronization code thus removing this
burden from the programmers.
VI. EXPERIMENTAL RESULTS
We perform our experiments on two research servers,
HCLServer1 and HCLServer2. HCLServer1 contains an Intel
Haswell multicore CPU, Nvidia K40c GPU, and Intel Xeon
Phi 3120P whose specifications are given in the Table I
respectively. The FPGA in our server is the AlphaData
ADM-PCIE-7V3 accelerator card. This device features a
Xilinx Virtex 7 690T FPGA, with 16GB of DDR3 DRAM
at 1333MT/s. The FPGA devices operates at a max TDP of
Table II
HCLSERVER2: SPECIFICATIONS OF THE INTEL SKYLAKE MULTICORE
CPU AND NVIDIA P100 PCIE.
Intel Xeon Gold 6152
Socket(s) 1
Cores per socket 22
L1d cache, L1i cache 32 KB, 32 KB
L2 cache, L3 cache 256 KB, 30976 KB
Main memory 96 GB
NVIDIA P100 PCIe
No. of processor cores 3584
Total board memory 12 GB CoWoS HBM2
Memory bandwidth 549 GB/sec
25W in sharp contrast to the other accelerators such as GPU
and Xeon Phi with TDPs of 235W and 300W respectively.
The OS on it is CentOS 7.2.1511.
HCLServer2 contains an Intel Skylake multicore CPU and
Nvidia P100 PCIe GPU whose specifications are given in the
Table II respectively. The OS on it is Ubuntu 16.04 LTS.
To obtain an experimental data point, the application is
executed repeatedly until the sample mean lies in the 95%
confidence interval and a precision of 0.025 (2.5%) has been
achieved. For this purpose, Student’s t-test is used assuming
that the individual observations are independent and their
population follows the normal distribution. We verify the
validity of these assumptions using Pearson’s chi-squared
test. When we mention a single number such as floating-
point performance (in TFLOPs), it is assumed that we are
referring to the sample mean determined using the Student’s
t-test.
We perform two sets of experiments. In the first set, we
compare the performance of our MMOOC implementation
written using libhclooc API (Figure 2) with the state-of-
the-art accelerator-specific implementations [19] (ZZGem-
mOOC for Nvidia CUDA [22] and XeonPhiOOC for Intel
Xeon Phi [23]) on HCLServer1. We do not report any
results for libhclooc executing MMOOC on the FPGA
since the basic in-card OpenCL matrix-matrix multiplication
implementation is very poor.
In the second set, we compare the performance
of our MMOOC implementation with the state-of-the-
art accelerator-specific implementation (ZZGemmOOC for
Nvidia CUDA [22]) and CUBLAS-XT [6] using the latest
generation Nvidia P100 PCIe GPU on HCLServer2.
The performance (execution speed) of matrix multiplica-
tion for two dense matrices of sizes M×K and K×N is cal-
culated as 2×M×K×Nt , where t is the execution time includ-
ing the data transfers between host and device. The range
of problem sizes (N ) tested is {1024, 2048, · · · , 46080}. For
Nvidia GPUs, libhclooc switches to out-of-core operation
when N exceeds 22528. For Intel Xeon Phi, libhclooc
switches to out-of-core operation when N exceeds 16384.
Figure 5a shows the comparison of performances of
MMOOC executed using the Nvidia K40c GPU on
HCLServer1. The peak double-precision floating point per-
formance of Nvidia K40c is 1.43 TFLOPs. The ZZGem-
mOOC implementation reached 1.16 TFLOPs at its peak.
The peak double-precision floating point performance of
libhclooc was 1.11 TFLOPs. The results therefore show
libhclooc performing at 96% of the peak performance of
the ZZGemmOOC implementation. There is also a 0% loss
in performance when the program transitions to out-of-core
execution. Both ZZGemmOOC and libhclooc implementa-
tions outperform the Nvidia’s CUBLAS-XT implementation
(by more than 2.3x).
Figure 5b shows the comparison of performances of
MMOOC performed on the Intel Xeon Phi 3120P on
HCLServer1. The peak double-precision floating point per-
formance of libhclooc is 667 GFLOPs compared to 549
GFLOPs of the XeonPhiOOC implementation. One can see
that libhclooc outperforms the XeonPhiOOC implementa-
tion.
It can be assumed that the majority of this loss in
performance is due to the abstraction overhead. At least part
of this overhead is due to the use of dynamic polymorphism
within the library.
The erratic results of the Intel Xeon Phi could be attributed
to a few things. When creating an offload stream for a Xeon
Phi, it is required to set the number of threads this stream
will use. In the libhclooc implementation with two streams,
the threads are split in half, ideally with no overlap between
threads assigned to each stream. The thread assignment
behavior is set using environment variables, but the optimal
settings are difficult to discern. What is optimal for smaller
matrix sizes will cause the program to crash for larger matrix
sizes or cause significant performance issues. Our testing
revealed that the two stream implementation is simply not
optimal for Intel Xeon Phis. A more optimal setup may
involve one thread which would allow operations to utilize
all the threads, running parallel calculations at full capacity.
XeonPhiOOC [23] now uses an implementation with a
single stream instead of two. Its peak double-precision
floating point performance of libhclooc is 725 GFLOPs.
Therefore, libhclooc achieves 92% of the peak. When we
reimplemented MMOOC using one stream, these perfor-
mance drops were not observed. The results, therefore,
suggest that the disparate capabilities provided for commu-
nication and computation overlap by accelerators must be
taken into account when designing and developing out-of-
core libraries.
The memory on the Intel Xeon Phi also exhibited some
unexplained behavior. After one iteration of the out-of-core
kernel, the reported available memory would not return
to full capacity and sometimes drastically decreases after
further iterations. The next time the program is run the
memory is back to full availability. This seems to suggest
that the reported available memory from the tool (Intel
MPSS [24]) is incorrect. The experiments were run with an
(a)
(b)
(c)
Figure 5. a). Comparison of performances of CUBLAS-XT, ZZGem-
mOOC, and libhclooc for MMOOC on Nvidia K40c on HCLServer1. b).
Comparison of performances of XeonPhiOOC and libhclooc for MMOOC
on Intel Xeon Phi 3120P on HCLServer1. c). Comparison of performances
of CUBLAS-XT, ZZGemmOOC, and libhclooc for MMOOC on Nvidia
P100 PCIe on HCLServer2. Green line shows the transition point from
in-core to out-of-core execution.
override that ignores the reported decrease in memory, as
otherwise each iteration would have different size partitions
due to differences in memory size.
Figure 5c shows the comparison of performances per-
formed on the Nvidia P100 GPU on HCLServer2. The
peak double-precision floating point performance of Nvidia
P100 is 4.7 TFLOPs. The accelerator-specific optimized
ZZGemmOOC implementation reached 3.90 TFLOPs at its
peak (83% of peak). The peak double-precision floating
point performance of libhclooc is 3.5 TFLOPs. The results
therefore show libhclooc performing at 90% of the peak
performance of the ZZGemmOOC implementation. There is
also a 0% loss in performance when the program transitions
to out-of-core execution, which is shown by the green line in
the graph. Both ZZGemmOOC and libhclooc implementa-
tions outperform the Nvidia’s CUBLAS-XT implementation
(by more than 4x).
Implementing MMOOC using libhclooc API required
75% less lines of code (LOC). The interface in libhclooc
is a lot more concise and straightforward, especially when
compared to using Intel offload pragmas, fulfilling the ob-
jective of an easier-to-use interface.
VII. CONCLUSIONS AND FUTURE WORK
Hardware accelerators are increasingly seeing utilisation
by extreme-scale high performance computing (HPC), cloud,
and Big data platforms to facilitate execution of workloads
that demand high energy efficiency (high performance and
low energy consumption). These accelerators have unique
interfaces and programming models, and have limitations
which must be addressed to facilitate execution of large
workloads.
This paper presents an implementation of libhclooc, pro-
viding a uniform interface for CUDA streams and events,
Intel offloads, OpenCL command queues and a reference
implementation of efficient out-of-core matrix-matrix multi-
plication.
The uniform interface presents a more straightforward
programming model. It is more concise, less complex, and
easier to understand. Its functions are very explicit, allowing
easier reasoning about the state of the accelerator. Using the
interface allows programmers to write code to the interface
and execute on three different types of accelerators, greatly
reducing the amount of code required. 75% less code is
written compared to the three state-of-the-art accelrator-
specific implementations.
In terms of performance, the current implementation has
an impact on peak performance of 10% for GPUs and
8% for Intel Xeon Phis when compared to state-of-the-art
accelerator-specific implementations. The out-of-core matrix
multiplication presented shows a 0% performance loss for
when the workload exceeds the memory capacity of the
device, the performance impact comes from the overhead
of wrapping multiple interfaces. Our immediate goal is to
find ways to reduce this abstraction overhead.
Intel has developed a new library for heterogeneous
computing named hStreams [4]. We plan to add support for
this new library in libhclooc to replace Intel offloads entirely.
We plan to add full support for level-3 BLAS kernels in
our future work. Furthermore, we plan to provide out-of-core
factorizations (LU, QR, Cholesky) that use the out-of-core
matrix-matrix multiplication (DGEMM) as a fundamental
building block.
We will also look at developing extensions of libhclooc
for facilitating programming out-of-core implementations of
accelerator kernels for multi-GPU platforms.
The software implementation of SummaGen presented in
this paper is located at [25].
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